86
8086
MICROPROCESSOR
EMU8086 — 16-BIT ARCHITECTURE

Intel 8086

The 16-bit microprocessor that launched the x86 era. Explore its architecture as each component reveals with your scroll.

Key Concepts

Inside the 8086

The foundational architecture that defined modern computing — from registers and buses to the instruction cycle.

🧮

CPU Architecture

The 8086 integrates ALU, Control Unit, and registers on a single chip. The BIU fetches instructions while the EU executes them in a pipelined fashion.

📋

Register Set

14 registers: 4 general-purpose (AX, BX, CX, DX), 4 segment (CS, DS, SS, ES), stack/base pointers (SP, BP), index registers (SI, DI), IP, and FLAGS.

🔌

System Bus

16-bit data bus for word-size transfers, 20-bit address bus accessing 1MB memory space, and control bus with read/write/interrupt signals.

🔄

Instruction Cycle

Four-phase execution: Fetch instruction from memory → Decode opcode in CU → Execute via ALU → Store result in accumulator or memory.

📍

Memory Addressing

Segmented memory model: Physical Address = Segment × 16 + Offset. Supports 1MB with 20-bit addressing using segment:offset pairs.

I/O Interface

Supports 64K I/O ports via IN/OUT instructions, hardware interrupts (INTR, NMI), software interrupts (INT n), and DMA for direct memory access.

Specifications

8086 Technical Data

Released in 1978 by Intel, the 8086 was a 3rd-generation 16-bit processor fabricated on 3µm HMOS technology with 29,000 transistors.

Data Bus0-bit
Address Bus0-bit
Memory Space0 MB
Clock Speed0 MHz
Registers0
Transistors0
Instructions0
Process Node0 µm
▸ INTEL 8086 — 3µM HMOS PROCESS
Microprocessor Die Architecture
MEMORY HIERARCHY

Memory & Storage

Processor Memory

CPU registers (AX, BX, CX, DX, SP, BP, SI, DI) provide the fastest storage directly inside the processor for immediate data access.

Primary Memory

RAM (SRAM/DRAM) for volatile working memory and ROM (Mask ROM, PROM, EPROM, EEPROM) for permanent firmware and BIOS storage.

Memory Addressing

With n address bits, 2ⁿ locations are addressable. The 8086 uses 20-bit addressing for 2²⁰ = 1,048,576 bytes (1MB) of memory space.

Memory Design

Linear decoding is simple but wastes space and causes foldback. Fully decoded design uses decoders (74LS138) for efficient, contiguous mapping.

Evolution

Microprocessor Generations

From the 4-bit 4004 to the 64-bit Pentium — five generations of exponential growth in computing power.

Intel 40041st Gen · 1971
4-bit
CLOCK
0.74 MHz
TRANS.
2.3K
Intel 80802nd Gen · 1974
8-bit
CLOCK
2 MHz
TRANS.
6.0K
Intel 80863rd Gen · 1978
16-bit
CLOCK
10 MHz
TRANS.
29.0K
Intel 803864th Gen · 1985
32-bit
CLOCK
33 MHz
TRANS.
275.0K
Pentium5th Gen · 1993
64-bit
CLOCK
66 MHz
TRANS.
3.1M
MICROPROCESSOR VS MICROCONTROLLER
AspectµProcessorµController
MemoryNo inbuilt RAM/ROM/timerHas inbuilt RAM/ROM/timer
I/O PortsNot available on chipAvailable on chip
StorageSeparate program & data memorySame memory for both
PinsMany functional pinsFewer multifunction pins
CostHigher system costLower system cost
Use CasePCs, servers, workstationsEmbedded systems, IoT